
 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SHT 2 OF 104	

System Block Diagram	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



Power Block Diagram

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6941		12
SCALE		SHT	OF	
NONE		3	104	

8

7

6

5

4

3

2

1

"Better" BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7401	PCBA,MULLET_BTR,HY128,M1	075-0139,075-0140,075-0154,EEE_UNH
630-7403	PCBA,MULLET_BTR,SAM128,M1	075-0139,075-0140,075-0156,EEE_UNK

"Best" BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7429	PCBA,MULLET_BST,SAM128,M1	075-0139,075-0171,075-0156,EEE_UR8
630-7430	PCBA,MULLET_BST,HY128,M1	075-0139,075-0171,075-0154,EEE_UR9
630-7254	PCBA,MULLET_BST,SAM256,M1	075-0139,075-0171,075-0138,EEE_TYY
630-7402	PCBA,MULLET_BST,HY256,M1	075-0139,075-0171,075-0155,EEE_UNJ

Phantom BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
075-0139	PROJ_PTS,MULLET,M1	COMMON,M1_COMMON,M1_DEBUG,PROJ_PROTOEVTDTV
075-0140	LE_MENU,MULLET_BTR,M1	CPU_BTR,LEMENU_PROTOEVTDTV
075-0171	LE_MENU,MULLET_BST,M1	CPU_BST,LEMENU_PROTOEVTDTV
075-0156	128SAM,MULLET,M1	VRAM_128_SAMSUNG
075-0154	128HY,MULLET,M1	GPU_MEM_HYNIX,VRAM_128_HYNIX
075-0138	256SAM,MULLET,M1	GPU_MEM_256M,VRAM_256_SAMSUNG
075-0155	256HY,MULLET,M1	GPU_MEM_256M,GPU_MEM_HYNIX,VRAM_256_HYNIX

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M1_COMMON	M1_COMMON1,M1_COMMON2,M1_COMMON3
M1_COMMON1	ENETPWR_S3AC,GPU_BB_CTL,GPUTHM_A_GPU,HSTHMSNS_HAS,INVERTER_BUF
M1_COMMON2	KBDLED_HAS,LVDS_PD,MEMVREF_S3,MEMVTT_EN_PU,PCB_THICK
M1_COMMON3	RTUSB_ESD,USB_C_OC_PU,USB_D_OC_PU,USB_E_OC_PU,USB_G_OC_PU
M1_DEBUG	DEVELOPMENT,ITP,LPCPLUS

Phantom BOM #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
075-0138	1	256SAM,B13,MULLET,M1	BOM3	CRITICAL	075-0138
075-0139	1	PROJ_PTS,MULLET,M1	BOM1	CRITICAL	075-0139
075-0140	1	LE_MENU,MULLET_BTR,M1	BOM2	CRITICAL	075-0140
075-0154	1	128HY,MULLET,M1	BOM3	CRITICAL	075-0154
075-0155	1	256HY,MULLET,M1	BOM3	CRITICAL	075-0155
075-0156	1	128SAM,MULLET,M1	BOM3	CRITICAL	075-0156
075-0171	1	LE_MENU,MULLET_BST,M1	BOM2	CRITICAL	075-0171

Bar Code Label / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:TYY]	CRITICAL	EEE_TYY
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UNH]	CRITICAL	EEE_UNH
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UNJ]	CRITICAL	EEE_UNJ
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UNK]	CRITICAL	EEE_UNK
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UR8]	CRITICAL	EEE_UR8
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:UR9]	CRITICAL	EEE_UR9

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0354	4	IC,SGRAM,GDDR3,8MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_128_SAMSUNG
333S0350	4	IC,SGRAM,GDDR3,16MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_256_SAMSUNG
333S0358	4	IC,SGRAM,GDDR3,8MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_128_HYNIX
333S0351	4	IC,SGRAM,GDDR3,16MX32,700MHZ,136 FBGA	U8900,U8950,U9000,U9050	CRITICAL	VRAM_256_HYNIX

"LeMenu Stage #1" Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0268	1	IC,FW32306,1394A LINK,BGA,129P	U4400	CRITICAL	LEMENU_STAGE1
338S0270	1	IC,88E8053,GIGABIT ENET XCVR,64P QFN, NO	U4101	CRITICAL	LEMENU_STAGE1
338S0274	1	IC,SMC,HS8/2116	U5800	CRITICAL	LEMENU_STAGE1
338S0309	1	IC,ATI,M56P,GRPHSCTRL,880BGA,LF	U8400	CRITICAL	LEMENU_STAGE1
341S1797	1	IC,EEPROM,SERIAL IIC,8KBIT,SO8	U4102	CRITICAL	LEMENU_STAGE1
341S1812	1	IC,EFI,BOOTROM DEVELOPMENT,M1	U6301	CRITICAL	BOOTROM_DEVEL
341S1813	1	IC,EFI,BOOTROM FINAL,M1	U6301	CRITICAL	BOOTROM_FINAL
353S1235	1	IC,CPU VOLTAGE REGULATOR,IMVP,TWO PHASE	U7530	CRITICAL	LEMENU_STAGE1
359S0101	1	IC,CY28445-5,CLOCK GEN,68PIN QFN	U3301	CRITICAL	LEMENU_STAGE1

"LeMenu Stage #2" Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S1789	1	IC,TPM,28-PIN TSSOP	U6700	CRITICAL	LEMENU_STAGE2

"LeMenu Stage #3" Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3267	1	IC,M1_BTR,479 BGA	U0700	CRITICAL	CPU_BTR
337S3268	1	IC,M1_BST,479 BGA	U0700	CRITICAL	CPU_BST
338S0269	1	IC,945GM,SOUTHBRIDGE	U1200	CRITICAL	LEMENU_STAGE3
343S0385	1	IC,SB,652BGA	U2100	CRITICAL	LEMENU_STAGE3

LeMenu Stage Mappings

BOM GROUP	BOM OPTIONS
LEMENU_LOCALPROTO	BOOTROM_DEVEL,LEMENU_STAGE1,LEMENU_STAGE2,LEMENU_STAGE3
LEMENU_PROTOEVTDTV	LEMENU_STAGE2,LEMENU_STAGE3
PROJ_PROTOEVTDTV	BOOTROM_DEVEL,LEMENU_STAGE1
LEMENU_PVTRAMP	LEMENU_STAGE3
PROJ_PVTRAMP	BOOTROM_FINAL,LEMENU_STAGE1,LEMENU_STAGE2

The number of parts managed as Le Menu decreases as a project progresses.
The above stages and build settings are per 8/25 strategy statement.

A

B

C

D

8

7

6

5

4

3

2

1

BOM Configuration

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE
NONE

SIZE
D

DRAWING NUMBER
051-6941



















SHT
4

REV.
12

OF
104

Functional Test Points

Power Supply NO_TESTS





	NO_TEST	EXPOSED_VIA	
	TRUE	IMVP6 RBIAS	57
	TRUE	IMVP6 COMP	57
	TRUE	P5VS5 RUNSS	58 62
	TRUE	P1V5S0 RUNSS	58 62
	TRUE	P2V5S3 MODE	59
	TRUE	P2V5S3 SHDNRT	59
	TRUE	P1V2S3 RT	59
	TRUE	P1V2S3 RUNSS	59 59
	TRUE	P1V8S3 COMP	60
	TRUE	P1V8S3 FSET	60
	TRUE	P3V3S5 COMP	61
	TRUE	P3V3S5 FSET	61
	TRUE	P1V0S0 COMP	61
	TRUE	P1V0S0 FSET	61
	TRUE	P3V42G3H FB	62
	TRUE	GPUVCORE COMP	66
	TRUE	GPUVCORE FSET	66
	TRUE	GPUBBP ADJ	66

CPU FSB NO_TESTS






NO_TEST	EXPOSED_VIA		
TRUE		FSB_A L<31...3>	7 1.2 79
TRUE		FSB_ADS L	7 1.2 79
TRUE	TRUE	FSB_ADSTB L<1...0>	7 1.2 79
TRUE		FSB_BNR L	7 1.2 79
TRUE		FSB_BREQ0 L	7 1.2 79
TRUE		FSB_D_L<63...0>	7 1.2 79
TRUE		FSB_DBSY L	7 1.2 79
TRUE	TRUE	FSB_DINV L<3...0>	7 1.2 79
TRUE		FSB_DRDY L	7 1.2 79
TRUE	TRUE	FSB_DSTBN L<3...0>	7 1.2 79
TRUE	TRUE	FSB_DSTBP L<3...0>	7 1.2 79
TRUE		FSB_HIT L	7 1.2 79
TRUE		FSB_HITM L	7 1.2 79
TRUE		FSB_LOCK L	7 1.2 79
TRUE		FSB_REQ L<4...0>	7 1.2 79

EXPOSED_VIA property indicates that the net should have a via with 10-mil soldermask opening for use as engineering probe point.

Misc EXPOSED_VIA Nets

EXPOSED_VIA			
	TRUE	DMI N2S P<1..0>	14 22
	TRUE	DMI N2S N<1..0>	14 22
	TRUE	SB CLK100M SATA P	21 34
	TRUE	SB CLK100M SATA N	21 34

Fan Connectors




FUNC_TEST		
	=PP5V S0 FAN LT	54 63
	FAN LT PWM	54
	FAN LT TACH	54
	FAN RT PWM	54
	FAN RT TACH	54

FUNC_TEST property removed
since these test points
are not on the proper side
for Functional Test points.






LPC+ Debug Connector

FUNC_TEST		
TRUE	=PP3V3 S5 LPCPLUS	49 63
TRUE	=PP5V S0 LPCPLUS	49 63
TRUE	LPC AD<0>	21 47 49 56
TRUE	LPC AD<1>	21 47 49 56
TRUE	LPC FRAME L	21 47 49 56
TRUE	PM CLKRUN L	23 40 47 49 56
TRUE	BOOT LPC SPI L	27 49 49
TRUE	SMC TMS	47 48 49
TRUE	DEBUG_RST L	26 49
TRUE	SMC TRST L	47 49
TRUE	SMC TDO	47 48 49
TRUE	SMC MD1	47 49
TRUE	SMC TX L	47 48 49
TRUE	FWH INIT L	21 48 49
TRUE	PCI_CLK_PORT80 LPC	34 49
TRUE	LPC AD<2>	21 47 49 56
TRUE	LPC AD<3>	21 47 49 56
TRUE	INT_SERIRQ	23 49 49 56
TRUE	PM_SUS_STAT L	23 47 48 49 56
TRUE	SMC TDI	47 48 49
TRUE	SMC TCK	47 48 49
TRUE	SMC_RST L	47 48 49
TRUE	SMC NMI	47 49
TRUE	SMC_RX L	47 48 49
TRUE	SV_SET UP	23 49

Left ALS Connector

FUNC_TEST		
	TRUE	=PP3V3 S3_LTALS 63 76
	TRUE	ALS_GAIN 6 47 7
	TRUE	LTALS_OUT 53 76
	TRUE	GND\q

Camera Connector

FUNC_TEST		
	TRUE	=PP5V S3 CAMERA 43 63
	TRUE	=USB2 CAMERA N 6 43
	TRUE	=USB2 CAMERA P 6 43
	TRUE	=SMBUS ATS_SDA 27 43
	TRUE	=SMBUS ATS_SCL 27 43
	TRUE	(GND)\g

Thermal Diode Connectors

FUNC_TEST		
TRUE	HSTHMSNS DX P	50
TRUE	HSTHMSNS DX N	50
TRUE	RSFSTHMSNS D P	50
TRUE	RSFSTHMSNS D N	50

Other Func Test Points





FUNC_TEST		
TRUE	=PPLV05 S0 REG	51 61 63
TRUE	PM SYSRST L	23 26 47
TRUE	SMC ONOFF L	43 47 48 51

Current Sense Calibration

FUNC_TEST	
TRUE	ISENSE_CAL_EN
TRUE	=PPSV_S0_ISENSECAL
TRUE	PP1V8_S3_REG
TRUE	PP1V5_S0_REG
TRUE	PPVCORE_S0_GPU
TRUE	PPVCORE_S0_CPU
TRUE	GND\g

8 TPs, 2 with each of above TP pairs

Battery Digital Connector

FUNC_TEST			
	TRUE	SMC BS ALRT L	47 48 64
	TRUE	=SMBUS BATT_SCL	27 64
	TRUE	=SMBUS BATT_SDA	27 64
	TRUE	GND BATT	64

Left I/O Data Connector

FUNC_TEST		
TRUE	=PP1V5 S0 LIO	45 63
TRUE	=PPDCIN G3H LIO	45 63
TRUE	=PP5V S5 LIO	45 63
TRUE	=PP3V42 G3H LIO	45 63
TRUE	PP5V S0 AUDIO PWR	45
TRUE	PP5V S0 AUDIO	45
TRUE	GND AUDIO PWR	45
TRUE	GND AUDIO	45
TRUE	ACZ SDATAIN<0>	21 45 79
TRUE	ACZ SDATAOUT	21 45 79
TRUE	ACZ BITCLK	21 45 79
TRUE	ACZ RST L	21 45 79
TRUE	EXCARD OC L	6 45 48
TRUE	LTUSB_OC L	6 45
TRUE	LIO BATT ISENSE	45 51
TRUE	SMC SYS ISET	45 47
TRUE	SMC BATT ISET	45 47
TRUE	SMC BATT CHG EN	45 47 48
TRUE	SMC BC ACOK	45 47 48
TRUE	SMC ADAPTER_EN	41 45 47 48
TRUE	LIO P3V3S0_EN L	45 62
TRUE	LIO DCIN ISENSE	45 51
TRUE	LIO P3V3S3_EN	45 62
TRUE	SMC BATT TRICKLE_EN L	45 47 48
TRUE	SYS ONEWIRE	45 47 48
TRUE	MINI_CLKREQ0 L	34 45
TRUE	SMC_EXCARD_CP	45 47 48
TRUE	EXCARD_CLKREQ0 L	34 45
TRUE	SMC_EXCARD_PWR_EN	45 47
TRUE	LIO_PLT_RESET L	26 45
TRUE	ACZ_SYNC	21 45 79
TRUE	=USB2_LT_N	6 45
TRUE	=USB2_LT_P	6 45
TRUE	=USB2_EXCARD_N	6 45
TRUE	=USB2_EXCARD_P	6 45
TRUE	=PCIE_EXCARD_R2D_N	45 46
TRUE	=PCIE_EXCARD_R2D_P	45 46
TRUE	=PCIE_EXCARD_D2R_N	45 46
TRUE	=PCIE_EXCARD_D2R_P	45 46
TRUE	PCIE_CLK100M_EXCARD_P	34 45
TRUE	PCIE_CLK100M_EXCARD_N	34 45
TRUE	=PCIE_MINI_R2D_N	45 46
TRUE	=PCIE_MINI_R2D_P	45 46
TRUE	=PCIE_MINI_D2R_N	45 46
TRUE	=PCIE_MINI_D2R_P	45 46
TRUE	PCIE_CLK100M_MINI_P	34 45
TRUE	PCIE_CLK100M_MINI_N	34 45
TRUE	=SMBUS_LIO_SMC_SCL	27 45
TRUE	=SMBUS_LIO_SMC_SDA	27 45
TRUE	=SMBUS_LIO_SB_SCL	27 45
TRUE	=SMBUS_LIO_SB_SDA	27 45
TRUE	PCIE_WAKE L	23 37 45

Left I/O Power Connector

FUNC_TEST

NAME	VALUE	TYPE
TRUE	=PPBUS G3H LIO CONN	63 64
TRUE	GND\g	

Request for at least 10 GND test points

NOTE: 10 additional GND test points are called out separately in these notes.

Functional / ICT Test

SYNC_MASTER=N/A	SYNC_DATE=N/A
-----------------	---------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
------	----------------	------


D	051-6941	12
---	----------	----

SCALE	SHT	OF
-------	-----	----

NONE	5	104
------	---	-----









CPU 2 OF 2-PWR/GND
SYNC_MASTER=M42 SYNC_DATE=11/16/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


CPU VCORE HF AND BULK DECOUPLING



VCCA (CPU AVdd) Decoupling




VCCP (CPU I/O) Decoupling





CPU VCORE VID Connections

Resistors to allow for override of CPU VID
Will probably be removed before production



CPU Decoupling & VID			
SYNC_MASTER=(MASTER)		SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE		DRAWING NUMBER	REV.
D		051-6941	12
SCALE		SHT	OF
NONE		9	104





CPU MISC1-TEMP SENSOR

SYNC_MASTER=M42 SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	10	104

CPU ITP700FLEX DEBUG SUPPORT

ITP700FLEX CONNECTOR

CRITICAL

ITP TCK SIGNAL LAYOUT NOTE:
ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
CONNECTOR'S FBO PIN.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6941	12


APPLE COMPUTER INC.

ITP TCK SIGNAL LAYOUT NOTE:
ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
CONNECTOR'S FBO PIN.


```

CPU ITP700FLEX DEBUG
SYNC_MASTER=MSYNC_DATE=10/12/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
ACCORDS TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

```



SIZE D	DRAWING NUMBER 051-6941	REV. 12
SCALE NONE	SHT 11	OF 104



NB CPU Interface

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE		SHT	OF
NONE		12	104

D

C

B

A

D

C

B

A

LVDS Disable

Can leave all signals NC if LVDS is not implemented
Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used
VCCD_LVDS must remain powered with proper decoupling.
Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC


Unused DAC outputs must remain powered, but can omit
filtering components. Unused DAC outputs should
connect to GND through 75-ohm resistors.

TV-Out Disable

Tie DACx_OUT, IRTNx, and IREF to 1.5V power rail.
Tie VCCD_TVDAC, VCCD_QTVDAC, VCCA_TVDACx, and
VCCA_TVVG to 1.5V power rail. Tie VSSA_TVVG to GND.

CRT Disable

Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie
HSYNC and VSYNC to GND. Tie VCCA_CRTDAC to VCC Core
rail, and tie VSSA_CRTDAC and VCC_SYNC to GND.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL

SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	13	104





NB Power 1

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
	NONE	16	104







D

C

B

A

D

C

B

A

AC '07		INTEL HIGH DEFINITION AUDIO	
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN	INTERNAL 20K PD ONLY ENABLED IN S3COLD	
ACZ_RST#	- LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED		
ACZ_SDIN[0-2]	INTERNAL 20K PD	INTERNAL 20K PD	
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET AND INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED		
ACZ_SYNC	INTERNAL 20K PD		

SB: 1 OF 4

SYNC_MASTER=M38 SYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6941	REV.	12
SCALE	NONE	SHT	21	OF	104



SB: 4 OF 4

SYNC_MASTER=M38 SYNC_DATE=11/16/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT



III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	25	104


RTC Battery Connector



SB RTC Crystal Circuit



Platform Reset Connections
Unbuffered



Initial resistor values are based on CRB, but may change after characterization.

SB Misc

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	26	104



M1 SMBus Connections

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Page Notes

Power aliases required by this page:
- =PPIV8_S3_MEM
- =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA


BOM options provided by this page:
(NONE)

NOTE: This page does not supply VREF.
The reference voltage must be provided
by another page.

"Lower" (surface-mount) slot

DDR2 Bypass Caps

(For return current)




DDR2 SO-DIMM Connector A
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SHT 28	OF 104



Page Notes

Power aliases required by this page:

- =PPlv8_S3_MEM
- =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA

BOM options provided by this page:


(NONE)

NOTE: This page does not supply VREF. The reference voltage must be provided by another page.

"Upper" (thru-hole) slot

DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE		SHT	OF
NONE		29	104



Memory Active Termination

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	30	104



8

7

6


5

4

3

2

1



DDR2 Vref

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6941		12
SCALE		SHT	OF	
NONE		32	104	



FCTSEL	FCTSEL	PIN 6	PIN 7	PIN 10	PIN 11	
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST	* FOR INT. GRAPHIC SYSTEM
0	1	DOT96T	DOT96C	SRCT0	SRCC0	
1	0	SPREAD	SPREAD	SRCT0	SRCC0	* FOR EXT. GRAPHIC SYSTEM
1	1	OFF LOW	OFF LOW	SRCT0	SRCC0	

CLOCKS

SYNC_MASTER=MSYNC_DATE=10/12/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D


DRAWING NUMBER 051-6941


REV. 12

SCALE NONE

SHT 33

OF 104





Mobile Clocking

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SHT 37	OF 104





ETHERNET CONTROLLER

SYNC_MASTER=M42 SYNC_DATE=10/12/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	
PROVIDED	ENETCONN	ENET_100D	ENETCONN P<0>
	ENETCONN	ENET_100D	ENETCONN N<0>
	ENETCONN	ENET_100D	ENETCONN P<1>
	ENETCONN	ENET_100D	ENETCONN N<1>
BY	ENETCONN	ENET_100D	ENETCONN P<2>
	ENETCONN	ENET_100D	ENETCONN N<2>
	ENETCONN	ENET_100D	ENETCONN P<3>
	ENETCONN	ENET_100D	ENETCONN N<3>
ETHERNET	ENETCONN	ENET_100D	ENETCONN P<0>
	ENETCONN	ENET_100D	ENETCONN N<0>
	ENETCONN	ENET_100D	ENETCONN P<1>
	ENETCONN	ENET_100D	ENETCONN N<1>
PHY	ENETCONN	ENET_100D	ENETCONN P<2>
	ENETCONN	ENET_100D	ENETCONN N<2>
	ENETCONN	ENET_100D	ENETCONN P<3>
	ENETCONN	ENET_100D	ENETCONN N<3>

Page Notes


Power aliases required by this page:

- =PP2V5_ENET
- =GND_CHASSIS_ENET

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	42	104



```

INPUT
=PP3V3_S0_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
=PP3V3_S0_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
PCI_GNT3_L - PCI GRANT FROM SB
PCI_CLK_FW - NEED TO REFERENCE TO ALIAS PAGE
PCI_RST_L - PCI RESET FROM SB
FW_PCO - FIREWIRE POWER CLASS IDENTIFIER

```

```



PCI_AD<0..31>, PCI_CBE_BE<0..3>, PCI_FRAME_L, PCI_IRDY_L, PCI_TRDY_L,
PCI_DEVSSEL_L, PCI_STOP_L, PCI_PAR, PCI_PERR_L, PCI_SERR_L
FW_A_TPA_P/N, FW_A_TPB_P/N, FW_A_TPBias - PORT 0 FIREWIRE DIFF PAIRS
FW_B_TPA_P/N, FW_B_TPB_P/N, FW_B_TPBias - PORT 1 FIREWIRE DIFF PAIRS
FW_C_TPA_P/N, FW_C_TPB_P/N, FW_C_TPBias - PORT 2 FIREWIRE DIFF PAIRS

```

```

PCI_REQ3_L - PCI REQUEST TO SB
PM_CLKRUN_L - CLOCK-RUN PCI PROTOCOL
INT_PIRQD_L - INTERRUPT TO SB
PCI_PME_FW_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)

```


[illegible]

SIZE D	DRAWING NUMBER 051-6941	REV. 12
SCALE NONE	SHT 44	OF 104

Power aliases required by this page:
 - =PPBUS_S0_FWPWRSW (system supply for bus power)
 - =PP3V3_S0_FWPORTPWRSW

Signal aliases required by this page:
 - =FWPWR_PWRON (see related text note below)

BOM options provided by this page:
 (NONE)



NET_TYPE		
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL
PROVIDED	FW	FW_110D
BY	FW	FW_110D
PHY	FW	FW_110D
PAGE	FW	FW_110D

Page Notes

Power aliases required by this page:

- =PPFW_PORT1
- =PP3V3_S5_FWLATEVG
- =GND_CHASSIS_FW_PORT1

Signal aliases required by this page:

(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:


(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.


1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

Termination

Place close to FireWire PHY



"Snapback" & "Late VG" Protection




2nd TPA/TPB pair unused 3rd TPA/TPB pair unused




FW Power Class Strap

Single-port system sets PC=0



Late-VG Protection Power



FireWire Ports

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	46	104




[illegible]


PCB layout for the USB2 to RS485 converter. The layout shows the placement of various components including resistors (FERR-250-OHM, L5205, L5200, L5206), capacitors (C5205, C5206), a diode (RTUSB_ESD D5200), and integrated circuits (UAR2X, 51480115). It also shows the USB2 and RS485 connectors with their respective pin connections. The layout is labeled with component values and dimensions.

Place L5200, L5205 and L5206 across moat

External USB Connector	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
I NOT TO REPRODUCE OR COPY IT	
I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SHT OF 52 104	

Left I/O Board Connector



Left I/O Board Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	55	104









LPC+ Debug Connector

SYNC_MASTER=M42

SYNC_DATE=07/20/2005


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6941		12
SCALE		SHT	OF	
NONE		60	104	





SPI BOOTROM
SYNC_MASTER=MSYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE		SMT	OF
NONE		63	104

D

C

B

A

D

C

B

A

8

7

6

5

4

3

2

1

8

7

6

5


4

3


2

1


Left ALS Filter



Right ALS Circuit



Keyboard LED Driver



ALS Support

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	64	104



Sudden Motion Sensor (SMS)

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SHT 66	OF 104



TPM

SYNC_MASTER=M38

SYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE		SHT	OF
NONE		67	104



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	1	0	1-Phase	DCM

IMVP6 CPU VCore Regulator

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	75	104


$$V_{out} = Gain * ((2.1 \text{ mV/A} * I_{load}) + V_{offset})$$
$$V_{offset} = (V_{drp_offset} * K_{droop}) + V_{amp_offset}$$
$$Gain = R_c / (R_a + R_b)$$
$$V_{offset \text{ worst-case}} \sim 2.3\text{mV} (+/- \sim 1\text{A offset})$$
$$V_{out @ 36A} = 2.44\text{V} - 2.60\text{V}$$



5V S3 FET



5V S0 FET



5V / 1.5V Power Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	76	104	

D

C

B

A


D

C


B

A


2.5V S3 Regulator




2.5V S0 FET



1.2V S3 Regulator



1.2V S0 FET



2.5V & 1.2V Regulators

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	77	104

D

C

B

A

D


C

B


A

87654321

1.8V S3 Current Sense



1.8V S0 FET



1.8V Supply

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6941		12
	SCALE		SHT	OF
	NONE		78	104

87654321



3.3V S0 FET

3.3V S5 Regulator

3.3V S3 FET

1.05V S0 Regulator

1.05V Current Sense

3.3V / 1.05V Power Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SHT 79	OF 104

[illegible]

This diagram illustrates the power control signals and supply rails for the G3Hot system, organized into three main sections: Power Control Signals, 3.425V "G3Hot" Supply, and 1.5V / 1.05V PWRGD Circuit.

Power Control Signals

The Power Control Signals section shows the logic for enabling various power rails. Key components include:

- GPU requires 1.2V, 1.8V, 2.5V and 3.3V rise after VCore is up.**
- Need to ensure that ISL6269 PGOOD does not deassert while GPU PowerPlay is changing GPU core voltage.**
- GPUV CORE EN** signal is used to enable the GPU core voltage.
- PM SLP S3 LS5V L** signal is used to enable the 1.5V rail.
- PM SLP S4 LS5V L** signal is used to enable the 2.5V rail.
- SMC PM G2 EN L** signal is used to enable the 3.3V rail.

3.425V "G3Hot" Supply

The 3.425V "G3Hot" Supply section shows the boost converter circuit. Key components include:

- U8000** (LT3470) is the boost converter.
- C8000** (10uF) and **C8005** (0.22uF) are capacitors.
- L8010** (33uH) is the inductor.
- R8010** (348K) and **R8011** (200K) are resistors.
- Vout = 3.425** (200mA max output (Switcher limit)).

1.5V / 1.05V PWRGD Circuit

The 1.5V / 1.05V PWRGD Circuit section shows the voltage divider and comparator circuit. Key components include:

- U8060** (LMC7211) is the comparator.
- R8061** (27.4K), **R8062** (10K), **R8063** (4.99K), and **R8064** (10K) are resistors.
- C8060** (0.1uF) is a capacitor.
- 0.89V Reference** is used for the comparator.
- 1.5V Comp threshold set to 1.32V (88%)**.

Other S0 Rails PWRGD Circuit

The Other S0 Rails PWRGD Circuit section shows the logic for enabling various power rails. Key components include:

- U8070** (LTC2908) is the multi-voltage detector.
- R8071** (100K), **R8072** (124K), **R8073** (100K), and **R8076** (549K) are resistors.
- C8070** (0.1uF) and **C8071** (0.1uF) are capacitors.
- 5V Enable has pull-up to PBUS**.
- LTC2908 threshold is 95% (4.75V, 3.135V, 2.375V, 1.71V, 1.14V, 0.86V)**.

3.3V G3Hot Supply & Power Control

The 3.3V G3Hot Supply & Power Control section shows the logic for enabling the 3.3V rail. Key components include:

- U8080** (MC74VHC1G08) is the logic gate.
- C8080** (0.1uF) is a capacitor.
- 3.3V G3Hot Supply & Power Control**.

Unused PGOOD Signals

The Unused PGOOD Signals section lists signals that are not used in the current design:

- =P5VP1V5_PGOOD** (TP P5V_P1V5_PGOOD)
- =P1V8S3_PGOOD** (TP P1V8S3_PGOOD)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	80	104

[illegible][illegible][illegible]

This diagram illustrates the power control signals and supply rails for the G3Hot system, organized into three main sections: Power Control Signals, 3.425V "G3Hot" Supply, and 1.5V / 1.05V PWRGD Circuit.

Power Control Signals

The Power Control Signals section shows the logic for enabling various power rails. Key components include:

- GPU requires 1.2V, 1.8V, 2.5V and 3.3V rise after VCore is up.**
- Need to ensure that ISL6269 PGOOD does not deassert while GPU PowerPlay is changing GPU core voltage.**
- GPUV CORE EN** signal is used to enable the GPU core voltage.
- PM SLP S3 LS5V L** signal is used to enable the 1.5V rail.
- PM SLP S4 LS5V L** signal is used to enable the 2.5V rail.
- SMC PM G2 EN L** signal is used to enable the 3.3V rail.

3.425V "G3Hot" Supply

The 3.425V "G3Hot" Supply section shows the boost converter circuit. Key components include:

- U8000** (LT3470) is the boost converter.
- C8000** (10uF) and **C8005** (0.22uF) are capacitors.
- L8010** (33uH) is the inductor.
- R8010** (348K) and **R8011** (200K) are resistors.
- Vout = 3.425** (200mA max output (Switcher limit)).
- Vout = 1.25V * (1 + Ra / Rb)** is the output voltage formula.

1.5V / 1.05V PWRGD Circuit

The 1.5V / 1.05V PWRGD Circuit section shows the voltage divider and comparator circuit. Key components include:

- U8060** (LMC7211) is the comparator.
- R8061** (27.4K), **R8062** (10K), **R8063** (4.99K), and **R8064** (10K) are resistors.
- C8060** (0.1uF) is a capacitor.
- 0.89V Reference** is used for the comparator.
- 1.5V Comp threshold set to 1.32V (88%)** is the threshold voltage.

Other S0 Rails PWRGD Circuit

The Other S0 Rails PWRGD Circuit section shows the logic for enabling various power rails. Key components include:

- U8070** (LTC2908) is the multi-voltage detector.
- R8071** (100K), **R8072** (124K), **R8073** (100K), and **R8076** (549K) are resistors.
- C8070** (0.1uF) and **C8071** (0.1uF) are capacitors.
- S0PGOOD** signal is used to enable the power rails.
- LTC2908 threshold is 95% (4.75V, 3.135V, 2.375V, 1.71V, 1.14V, 0.86V)** is the threshold voltage.

Unused PGOOD Signals

The Unused PGOOD Signals section lists the following signals:

- TP P5V P1V5 PGOOD**
- TP P1V8S3 PGOOD**

3.3V G3Hot Supply & Power Control

The 3.3V G3Hot Supply & Power Control section shows the logic for enabling the 3.3V rail. Key components include:

- U8080** (MC74VHC1G08) is the logic gate.
- C8080** (0.1uF) is a capacitor.
- ALL SYS PWRGD** signal is used to enable the 3.3V rail.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6941	12

SCALE	SHT	OF
NONE	80	104

[illegible][illegible]

Power Control Signals

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator

Vout = 3.425
200mA max output (Switcher limit)

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation

0.89V Reference

1.5V Comp threshold set to 1.32V (88%)

Other S0 Rails PWRGD Circuit

Reports when 5V S0, 3.3V S0, 2.5V S0, 1.8V S0, 1.2V S0 and 0.9V S0 are in regulation

LTC2908 threshold is 95% (4.75V, 3.135V, 2.375V, 1.71V, 1.14V, 0.86V)

Unused PGOD Signals

=P5VP1V5_PGOD	=TP_P5V_P1V5_PGOD
=P1V8S3_PGOD	=TP_P1V8S3_PGOD

3.3V G3Hot Supply & Power Control

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6941	12

SCALE	SHT	OF
NONE	80	104

This diagram illustrates the power control signals and supply rails for the G3Hot system, organized into three main sections: Power Control Signals, 3.425V "G3Hot" Supply, and 1.5V / 1.05V PWRGD Circuit.

Power Control Signals

The Power Control Signals section shows the logic for enabling various power rails. Key components include:

- GPU requires 1.2V, 1.8V, 2.5V and 3.3V rise after VCore is up.**
- Need to ensure that ISL6269 PGOOD does not deassert while GPU PowerPlay is changing GPU core voltage.**
- GPUV CORE EN** signal is used to enable the GPU core voltage.
- PM SLP S3 LS5V L** signal is used to enable the 1.5V rail.
- PM SLP S4 LS5V L** signal is used to enable the 2.5V rail.
- SMC PM G2 EN L** signal is used to enable the 3.3V rail.

3.425V "G3Hot" Supply

The 3.425V "G3Hot" Supply section shows the boost converter circuit. Key components include:

- U8000** (LT3470) is the boost converter.
- C8000** (10uF) and **C8005** (0.22uF) are capacitors.
- L8010** (33uH) is the inductor.
- R8010** (348K) and **R8011** (200K) are resistors.
- Vout = 3.425** (200mA max output (Switcher limit)).
- Vout = 1.25V * (1 + Ra / Rb)**

1.5V / 1.05V PWRGD Circuit

The 1.5V / 1.05V PWRGD Circuit section shows the voltage divider and comparator circuit. Key components include:

- U8060** (LMC7211) is the comparator.
- R8061** (27.4K), **R8062** (10K), **R8063** (4.99K), and **R8064** (10K) are resistors.
- C8060** (0.1uF) is a capacitor.
- 0.89V Reference** is used for the comparator.
- 1.5V Comp threshold set to 1.32V (88%)**

Other S0 Rails PWRGD Circuit

The Other S0 Rails PWRGD Circuit section shows the voltage divider and comparator circuit for the 5V, 3.3V, 2.5V, 1.8V, 1.2V, and 0.9V rails. Key components include:

- U8070** (LTC2908) is the comparator.
- R8071** (68.1K), **R8072** (124K), **R8073** (100K), and **R8076** (549K) are resistors.
- C8070** (0.1uF) and **C8071** (0.1uF) are capacitors.
- 5V Enable has pull-up to PBUS**
- LTC2908 threshold is 95% (4.75V, 3.135V, 2.375V, 1.71V, 1.14V, 0.86V)**

Unused PGOOD Signals

The Unused PGOOD Signals section lists the following signals:

- TP P5V P1V5 PGOOD**
- TP P1V8S3 PGOOD**

3.3V G3Hot Supply & Power Control

The 3.3V G3Hot Supply & Power Control section shows the voltage divider and comparator circuit for the 3.3V rail. Key components include:

- U8080** (MC74VHC1G08) is the comparator.
- C8080** (0.1uF) is a capacitor.
- 3.3V G3Hot Supply & Power Control**
- SYNC_MASTER=(MASTER)**
- SYNC_DATE=(MASTER)**


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple Computer Inc. Information

Apple Computer Inc. is the manufacturer of the G3Hot system. The drawing number is 051-6941, and the revision is 12. The scale is NONE, and the size is 80 x 104.

[illegible][illegible]

This diagram illustrates the power control signals and supply rails for the G3Hot system, organized into three main sections: Power Control Signals, 3.425V "G3Hot" Supply, and 1.5V / 1.05V PWRGD Circuit.

Power Control Signals

The Power Control Signals section shows the logic for enabling various power rails. Key components include:

- GPU requires 1.2V, 1.8V, 2.5V and 3.3V rise after VCore is up.**
- GPUV CORE PGOOD** signal is used to ensure that the ISL6269 PGOOD does not deassert while GPU PowerPlay is changing GPU core voltage.
- PM SLP S3 LS5V L** signal is used to enable the 1.8V Enable has pull-up to PBUS.
- PM SLP S3 L** signal is used to enable the 1.5V Enable has pull-up to PBUS.
- PM SLP S4 LS5V** signal is used to enable the 2.5V S3 and 1.2V S3 supplies are controlled by ethernet power control circuit.
- PM SLP S3 L** signal is used to enable the 1.5V S0 and 1.05V S0 are in regulation.

3.425V "G3Hot" Supply

The 3.425V "G3Hot" Supply section shows the boost converter circuit. Key components include:

- U8000** (LT3470) is the boost converter.
- C8000** (10uF) and **C8005** (0.22uF) are capacitors.
- L8010** (33uH) is the inductor.
- R8010** (348K) and **R8011** (200K) are resistors.
- Vout = 3.425** (200mA max output (Switcher limit)).
- Vout = 1.25V * (1 + Ra / Rb)**.

1.5V / 1.05V PWRGD Circuit

The 1.5V / 1.05V PWRGD Circuit section shows the voltage divider and comparator circuit. Key components include:

- U8060** (LMC7211) is the comparator.
- R8061** (27.4K) and **R8062** (10K) are resistors.
- R8063** (4.99K) and **R8064** (10K) are resistors.
- R8065** (10K) is a pull-up resistor.
- 0.89V Reference** is used for the comparator.
- 1.5V Comp threshold set to 1.32V (88%)**.

Other S0 Rails PWRGD Circuit

The Other S0 Rails PWRGD Circuit section shows the voltage divider and comparator circuit. Key components include:

- U8070** (LTC2908) is the comparator.
- R8071** (10K) and **R8072** (124K) are resistors.
- R8073** (10K) and **R8074** (68.1K) are resistors.
- R8075** (10K) and **R8076** (549K) are resistors.
- 0.89V Reference** is used for the comparator.
- 1.5V Comp threshold set to 1.32V (88%)**.

3.3V G3Hot Supply & Power Control

The 3.3V G3Hot Supply & Power Control section shows the voltage divider and comparator circuit. Key components include:

- U8080** (MC74VHC1G08) is the comparator.
- R8080** (10K) and **R8081** (10K) are resistors.
- R8082** (10K) and **R8083** (10K) are resistors.
- R8084** (10K) and **R8085** (10K) are resistors.
- R8086** (10K) and **R8087** (10K) are resistors.
- R8088** (10K) and **R8089** (10K) are resistors.
- R8090** (10K) and **R8091** (10K) are resistors.
- R8092** (10K) and **R8093** (10K) are resistors.
- R8094** (10K) and **R8095** (10K) are resistors.
- R8096** (10K) and **R8097** (10K) are resistors.
- R8098** (10K) and **R8099** (10K) are resistors.
- R8100** (10K) and **R8101** (10K) are resistors.
- R8102** (10K) and **R8103** (10K) are resistors.
- R8104** (10K) and **R8105** (10K) are resistors.
- R8106** (10K) and **R8107** (10K) are resistors.
- R8108** (10K) and **R8109** (10K) are resistors.
- R8110** (10K) and **R8111** (10K) are resistors.
- R8112** (10K) and **R8113** (10K) are resistors.
- R8114** (10K) and **R8115** (10K) are resistors.
- R8116** (10K) and **R8117** (10K) are resistors.
- R8118** (10K) and **R8119** (10K) are resistors.
- R8120** (10K) and **R8121** (10K) are resistors.
- R8122** (10K) and **R8123** (10K) are resistors.
- R8124** (10K) and **R8125** (10K) are resistors.
- R8126** (10K) and **R8127** (10K) are resistors.
- R8128** (10K) and **R8129** (10K) are resistors.
- R8130** (10K) and **R8131** (10K) are resistors.
- R8132** (10K) and **R8133** (10K) are resistors.
- R8134** (10K) and **R8135** (10K) are resistors.
- R8136** (10K) and **R8137** (10K) are resistors.
- R8138** (10K) and **R8139** (10K) are resistors.
- R8140** (10K) and **R8141** (10K) are resistors.
- R8142** (10K) and **R8143** (10K) are resistors.
- R8144** (10K) and **R8145** (10K) are resistors.
- R8146** (10K) and **R8147** (10K) are resistors.
- R8148** (10K) and **R8149** (10K) are resistors.
- R8150** (10K) and **R8151** (10K) are resistors.
- R8152** (10K) and **R8153** (10K) are resistors.
- R8154** (10K) and **R8155** (10K) are resistors.
- R8156** (10K) and **R8157** (10K) are resistors.
- R8158** (10K) and **R8159** (10K) are resistors.
- R8160** (10K) and **R8161** (10K) are resistors.
- R8162** (10K) and **R8163** (10K) are resistors.
- R8164** (10K) and **R8165** (10K) are resistors.
- R8166** (10K) and **R8167** (10K) are resistors.
- R8168** (10K) and **R8169** (10K) are resistors.
- R8170** (10K) and **R8171** (10K) are resistors.
- R8172** (10K) and **R8173** (10K) are resistors.
- R8174** (10K) and **R8175** (10K) are resistors.
- R8176** (10K) and **R8177** (10K) are resistors.
- R8178** (10K) and **R8179** (10K) are resistors.
- R8180** (10K) and **R8181** (10K) are resistors.
- R8182** (10K) and **R8183** (10K) are resistors.
- R8184** (10K) and **R8185** (10K) are resistors.
- R8186** (10K) and **R8187** (10K) are resistors.
- R8188** (10K) and **R8189** (10K) are resistors.
- R8190** (10K) and **R8191** (10K) are resistors.
- R8192** (10K) and **R8193** (10K) are resistors.
- R8194** (10K) and **R8195** (10K) are resistors.
- R8196** (10K) and **R8197** (10K) are resistors.
- R8198** (10K) and **R8199** (10K) are resistors.
- R8200** (10K) and **R8201** (10K) are resistors.
- R8202** (10K) and **R8203** (10K) are resistors.
- R8204** (10K) and **R8205** (10K) are resistors.
- R8206** (10K) and **R8207** (10K) are resistors.
- R8208** (10K) and **R8209** (10K) are resistors.
- R8210** (10K) and **R8211** (10K) are resistors.
- R8212** (10K) and **R8213** (10K) are resistors.
- R8214** (10K) and **R8215** (10K) are resistors.
- R8216** (10K) and **R8217** (10K) are resistors.
- R8218** (10K) and **R8219** (10K) are resistors.
- R8220** (10K) and **R8221** (10K) are resistors.
- R8222** (10K) and **R8223** (10K) are resistors.
- R8224** (10K) and **R8225** (10K) are resistors.
- R8226** (10K) and **R8227** (10K) are resistors.
- R8228** (10K) and **R8229** (10K) are resistors.
- R8230** (10K) and **R8231** (10K) are resistors.
- R8232** (10K) and **R8233** (10K) are resistors.
- R8234** (10

[illegible]

This diagram illustrates the power control signals and supply rails for the G3Hot system, organized into three main sections: Power Control Signals, 3.425V "G3Hot" Supply, and 1.5V / 1.05V PWRGD Circuit.

Power Control Signals

The Power Control Signals section shows the logic for enabling various power rails. Key components include:

- GPU requires 1.2V, 1.8V, 2.5V and 3.3V rise after VCore is up.**
- GPUV CORE PGOOD** signal is used to ensure that the ISL6269 PGOOD does not deassert while GPU PowerPlay is changing GPU core voltage.
- PM SLP S3 LS5V L** signal is used to enable the 1.8V Enable has pull-up to PBUS.
- PM SLP S3 L** signal is used to enable the 1.5V Enable has pull-up to PBUS.
- PM SLP S4 LS5V** signal is used to enable the 2.5V S3 and 1.2V S3 supplies are controlled by ethernet power control circuit.
- PM SLP S4 L** signal is used to enable the 5V Enable has pull-up to PBUS.

3.425V "G3Hot" Supply

The 3.425V "G3Hot" Supply section shows the boost converter circuit. Key components include:

- U8000** (LT3470) is the boost converter.
- C8000** (10uF) and **C8005** (0.22uF) are capacitors.
- L8010** (33uH) is the inductor.
- R8010** (348K) and **R8011** (200K) are resistors.
- Vout = 3.425** (200mA max output (Switcher limit)).
- Vout = 1.25V * (1 + Ra / Rb)**

1.5V / 1.05V PWRGD Circuit

The 1.5V / 1.05V PWRGD Circuit section shows the voltage divider and comparator circuit. Key components include:

- U8060** (LMC7211) is the comparator.
- R8061** (27.4K), **R8062** (10K), **R8063** (4.99K), and **R8064** (10K) are resistors.
- C8060** (0.1uF) is a capacitor.
- 0.89V Reference** is used for the comparator.
- 1.5V Comp threshold set to 1.32V (88%)**

Other S0 Rails PWRGD Circuit

The Other S0 Rails PWRGD Circuit section shows the voltage divider and comparator circuit. Key components include:

- U8070** (LTC2908) is the comparator.
- R8071** (68.1K), **R8072** (124K), **R8073** (100K), and **R8076** (549K) are resistors.
- C8070** (0.1uF) and **C8071** (0.1uF) are capacitors.
- S0PGOOD** signal is used for the comparator.
- LTC2908 sources 6uA at 5.0V**
- R8075** serves as pull-down and 3.3V level-shifter.

3.3V G3Hot Supply & Power Control


The 3.3V G3Hot Supply & Power Control section shows the power control signals and supply rails. Key components include:


- U8080** (MC74VHC1G08) is the logic gate.
- C8080** (0.1uF) is a capacitor.
- ALL SYS PWRGD** signal is used for the logic gate.
- NOTICE OF PROPRIETARY PROPERTY**

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

SIZE	DRAWING NUMBER	REV.
D	051-6941	12

SCALE	SHT	OF
NONE	80	104


[illegible][illegible]



Power Aliases


SYNC_MASTER= (MASTER)	SYNC_DATE= (MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	NONE	SHT	OF
	81	104	



518S0368

Battery Connector (Digital Signals)



518S0293

PBus-In & Battery Connectors	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE D	DRAWING NUMBER 051-6941	REV. 12
SCALE NONE	SHT OF 82 104	





Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC to BBP pins. NOTE: BBP tracks VDDC based on GPU voltage GPIO.

$$V_{out}(low) = 0.6V * (1 + R_a / R_b)$$
$$V_{out}(high) = 0.6V * (1 + R_a / R_{eq})$$
$$R_{eq} = R_b || R_c$$

Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.5V when active. When inactive, provides VSS to BBN pins.

$$V_{out} = -V_{in} * R_b / R_a$$

Recommended values:
 $R_a = V_{in} / 50 \mu A$
 $R_b = -V_{out} / 50 \mu A$

Vout = -0.50V
125mA max output
(Regulator limit)

GPU (M56) Core Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
	SCALE	SHT	OF
	NONE	85	104

Page Notes

Power aliases required by this page:
- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

87654321

D

C

B


A

D

C

B

A



ATI M56 Core Power

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE		SHT	OF
NONE		86	104

87654321

Page Notes

Power aliases required by this page:

- =PP1V8R2V0_S0_FB_GPU

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

OMIT

U8400
M56P
BGA
(3 OF 7)

MEMORY INTERFACE A

READ STROBE

WRITE STROBE

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*

CKEA0

RASA0*

CASA0*

WEA0*

ODTA0

CLKA1

CLKA1*

CSA1_0*

CSA1_1*

CKEA1

RASA1*

CASA1*

WEA1*

ODTA1

CLKA0

CLKA0*

CSA0_0*

CSA0_1*


CKEA0

RASA0*

CASA0*

WEA0*

ODTA0



Page Notes

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

GDDR3 Frame Buffer A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	89	104



Page Notes

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

GDDR3 Frame Buffer B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	90	104



Page Notes

- Power aliases required by this page:
- =PP3V3_GPU_GPIOS
 - =PP2V5_PVDD
 - =PP1V8_GPU_LVDS_PLL
- Signal aliases required by this page:
- =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
 - =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters
- BOM options provided by this page:
- (NONE)



ATI M56 GPIO/DVO/Misc

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE		SHT	OF
NONE		91	104


Page Notes

Power aliases required by this page:

- =PP2V5_S0_GPU
- =PP1V8R2V5_S0_GPU_LVDDR

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



Composite/S-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

ATI M56 Video Interfaces

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	93	104



ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL		
	VGA	VGA	GPU_R2	73 75
	VGA	VGA	GPU_G2	73 75
	VGA	VGA	GPU_B2	73 75
	LVDS	LVDS	LVDS_U_CLK_P	73 74 77
	LVDS	LVDS	LVDS_U_CLK_N	73 74 77
	LVDS	LVDS	LVDS_U_DATA_P<2..0>	73 74 77
	LVDS	LVDS	LVDS_U_DATA_N<2..0>	73 74 77
	LVDS	LVDS	LVDS_L_CLK_P	73 74 77
	LVDS	LVDS	LVDS_L_CLK_N	73 74 77
	LVDS	LVDS	LVDS_L_DATA_P<2..0>	73 74 77
	LVDS	LVDS	LVDS_L_DATA_N<2..0>	73 74 77
	TMDS	TMDS	TMDS_CLK_P	73 75 79
	TMDS	TMDS	TMDS_CLK_N	73 75 79
	TMDS	TMDS	TMDS_DATA_P<5..3>	73 75 79
	TMDS	TMDS	TMDS_DATA_N<5..3>	73 75 79
	TMDS	TMDS	TMDS_DATA_P<2..0>	73 75 79
	TMDS	TMDS	TMDS_DATA_N<2..0>	73 75 79

Internal Display Connectors
SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-6941

12

SCALE

SHT

OF


104

NONE


94

D

C



CRITICAL

D


C



A

NOTICE OF PROPRIETARY PROPERTY

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHT	OF
NONE	97	104



D

C

B

A

D


C

B

A

LVDS Interface Pull-downs

NOTE: These parts are to counter an invalid state caused by the M56 part. Bias voltage is present on LVDS interface pins even when they should be tri-stated to meet panel power sequence requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be 0V.



LVDS Interface Pull-downs

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6941

REV.

12

SCALE

NONE

SHT

OF

99

104

